Today, at the low end of the communication protocols we find two worldwide standards: I2C and SPI [7] . I2C -commonly known as Inter IC, is a bus protocol. I2C protocol was proposed by Philips Semiconductors to enable faster device to communicate with slower devices without any data loss [1] . In this paper, we will assist the system designers to understand the communication between EEPROM (24C02) and FPGA Spartan 3A. The design is synthesized and simulated using Xilinx ISE and 7.1 and 12.4. Programmed FPGA acts as a master where as EEPROM acts as a Slave.
INTRODUCTION TO SYSTEM
I2C is a simple bus protocol, developed by Philips semiconductors, which is efficient for inter IC-control. This I2C bus has simple interface,, easy to operate, which more and more engineers designers [2] . It consists of two bus lines; named as serial data line and a serial clock line, also referred as SDA and SCL respectively. I2C enjoys a great advantage of error detection during the transmission of recession bits. In this paper, the design of I2C bus and EEPROM module through FPGA is discussed; it can make better interconnection between different function chips, and provide the basis for future design.
Understanding the basic terminologies
Whenever we talk about I2C, we usually come across the term such as Master and Slave. Before going further, we must understand these terminologies.
Master is that block in the circuit, which has the capability of initiating the process of sending and receiving the data by issuing the clock and addressing the Slave. Slave acts as a receptor which receives the clock line and the addresses from Master block as show Figure. 
BUS ARCHITECTURE OF I2C PROTOCOL
Although, parallel buses have high throughput as compared to serial buses, but they need less wiring and less IC connecting pins. A bus also concretizes all the format and protocols for communication.
Devices communicating on a serial bus have some form of protocols to avoid confusion. I2C also have certain start and stop conditions and other formats which avoid data loss and information blockage.
Start and Stop condition for I2C
In I2C, usually the bus is very much idle, for SDA= '1' and SCL='1' condition. As the Master issues a START condition, which is nothing but just a High to Low transition on SDA line, while SCL is still high, data transfer begins as shown in Figure 2 . 
Data Transfer
Once the Start condition is achieved, it makes the bus status busy, as it is considered that bus is busy in carrying the 8-bits long packet.7-bits of which is considered to be a slave address. The 8 th bit is a read/write (R/W bar) bit, where '0' indicates the write operation from Master to slave whereas '1' indicates read operation from Slave to Master. Master sends only one bit on SDA for every clock cycle. The most significant bit is always sent first.
Acknowledgment
The slave device, for which the address matches, gets selected. This selected slave device then sends back the acknowledgment. The acknowledgment is sent by pulling the SDA line low, for 9 th clock cycle on SCL line. The concept of acknowledgment is very much imperious for correct transfer of information. During the ninth clock cycle, this can also be referred as acknowledgment clock pulse, the transmitter tends to release the SDA line (High), while the receiver should pull down (Low) it. As a result of which, SDA line can remain low during the high period of the acknowledgment clock pulse. Usually when any receiver is addressed, it is induced to generate an acknowledgment after each byte has been received. In case the slave does not acknowledge the slave address, SDA line is left High by the slave. 
Figure 4: Pin Connection for EEPROM
We are designing module in which programmed FPGA acts like a Master whereas EEPROM (24C02) acts as a slave. For simulation, purpose we are considering a case where Master performs the write operation on-to EEPROM
Understanding the working of EEPROM
Usually market covers the range of ST24/25x02 EEPROM products. Here x can be C for Standard Version and W for hardware write control version. For this paper, we are considering the 24C02 Standard Version as a Slave. ST24C02 are 2k (256x8) bits electrically erasable memories with the very high endurance of one million erase/write cycles with the data retention of almost 40 years. 
Device Operation
The ST24C02 supports I2C protocol, so the START and STOP conditions are same as mentioned above. Now let us discuss its operation in more details. Usually the memory supports three modes for write operation.
1. Multibyte Write mode.
Byte Write mode.
3. Page Write mode.
Multibyte Write mode
The Multibyte Write mode is only available on ST24C02/R and ST25C02 versions. The MODE (7 th ) pin is set at V IH for Multibyte mode. The START condition is followed by the device select code along with R/W bit reset to '0'. The memory acknowledges and waits for a byte address. The 8-bits address is capable of providing access to 256 bytes of memory. The device again responds with an acknowledgement, after receiving the address byte. The write operation can start from any memory address. In Multibyte Write mode, Master can send data ranging from one byte to four bytes. Memory gives the acknowledgment for individual byte. Master can terminate the transfer of data by generating a STOP condition as shown in Figure 6. 
Byte Write mode
In Byte Write mode, a single data byte is written on to the memory followed by the termination of the transfer of data by Master by generating the STOP condition. This mode is independent of MODE pin. This pin can have V IL or V IH for Byte mode, where as for Multibyte it must be V IH . However this mode is least recommended operating mode as shown in Figure 5 . For the address read mode, Master sends the byte address with R/W bit set to '1'. 
Page Write mode
In Page Write mode Master can send up to 8 bytes in one single Write cycle before terminating the transfer. For Page Write mode, MODE pin is at VIL. As similar to Multibyte Write mode, each byte is acknowledged by the memory in Page Write mode. Care must be taken to avoid confusion for the address of each byte. This can be done by using an internal counter. This counter can b used to store the initial address for the first byte can be incremented for each upcoming byte of data. It very important to understand that, after the generation of the STOP condition by the Master, an internal program cycle starts, as the result of which all the inputs are disabled until the completion of this cycle and memory give no response to any other request shown in Figure 6 . We have seen ST24C02 transmit data through two connecting line (SDA and SCL). The complete network consists of Master and Slave. The device can act as a Master or Slave depending on stimuli provided to generate SCL. In this design, for the sake of simplicity, we are considering a programmed FPGA, which acts as a prototype for Master. On other hand, we are using EEPROM 24c02, which acts as Slave. Figure 7 shows the general flow chart for the read or write operation. Whenever Master need to perform data transfer, it senses whether the SDA is free. If it is free it pulls it to 'low' and enables the clock generator and address block. The address block sends the address byte serially. That is, each bit is sent on SDA line on the positive edge of SCL. If the sent address matches with the Slave address correctly, Slave acknowledges the Master by pulling SDA line to 'low', followed by transfer of byte address and 8-bits data. Each byte address and data byte is followed by the positive acknowledgment. In case slave fails to provide positive acknowledgement, Master is forced to lose the control over the bus, and hence bus is made free and can be used by other Masters.
CONCLUSION
In todays world of communication, I2C bus protocol is considered as "little" communication protocols when compared with protocols such as Ethernet, USB,SATA,etc. [6] . But one should always remember that protocols such as Ethernet and SATA are use for the outside the box communication. Whenever there is a need to communicate between integrated circuits, such as two or more microcontrollers and few other peripherals, protocols such as I2C and SPI are used to avoid complexity.
This paper presents a method of evolving hardware design based on I2C bus and ST24C02. Experiments shows stable, accurate and satifactory results. It acts as a basis for other designs to achieve data transmission between I2C bus and other chips. Figure 8 , shows 7-bits device address along with 8 th R/W. Since we are using EEPROM 24C02 as a slave peripheral, we have fixed 7:4 bits as 1010. (Explained in Section 3.1), 3:0 bits can be changed as per the embedded system designer wish. In our experiment device address is 1010001(7:0). 8 th bit is 0, which indicates that the write operation on EEPROM is being performed. Value 'low' on 9 th clock indicates the acknowledgement from the slave. Once, the acknowledgment is received by the receiver, master send the Byte address on SDA line. Byte address indicates the address where our actual data would be stored. 
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